




UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|-------------|----------------------|---------------------|------------------|
| 10/817,600 | 04/02/2004 | Cheng-chi Hu | JLINP151D | 3134 |
| 25920 | 7590 | 09/03/2004 | EXAMINER | |
| MARTINE & PENILLA, LLP 710 LAKEWAY DRIVE SUITE 170 SUNNYVALE, CA 94085 | | | CHOE, HENRY | |
| | | | ART UNIT | PAPER NUMBER |
| | | | 2817 | |

DATE MAILED: 09/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|--------------------------------------|----------------------------------|---|
| Office Action Summary | Application No. 10/817,600 | Applicant(s) HU ET AL. | |
| | Examiner Henry K Choe | Art Unit 2817 |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 April 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Ketchledge (Fig. 1).

Ketchledge (Fig. 1) discloses an amplifier circuit comprising an RF transistor (10), a first capacitor (18) wherein the RF transistor (10) having a collector (11) and an emitter (12) and a base (13) and the first capacitor (18) having a terminal (right terminal of the first capacitor 18) connected to the base (13) of the RF transistor (10) and another terminal (left terminal of the first capacitor 18) which receives an RF input signal (a signal coming into the input terminal 17), the bias circuit (20, 29, AVC+) includes a bias transistor (20) having a collector (21) and an emitter (22) and a base (23) and the collector (21) of the bias transistor (20) is connected to a DC voltage source (29) and the base (23) of the bias transistor (20) is connected to a bias voltage source (AVC+), and a second capacitor (24) which is connected between the base (23) of the bias transistor (20) and ground (ground).

Claims 1, 3 and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by Booth et al.

Regarding claim 1, Booth et al discloses an amplifier circuit comprising an RF transistor (20), a first capacitor (22) wherein the RF transistor (20) having a collector and an emitter and a base and the first capacitor (22) having a terminal (right terminal of the first capacitor 22) connected to the base of the RF transistor (20) and another terminal (left terminal of the first capacitor 22) which receives an RF input signal (a signal coming into the input terminal 10), the bias circuit (13, 1st +, 2nd +, a capacitor located between the base of 20 and ground) includes a bias transistor (13) having a collector and an emitter and a base and the collector of the bias transistor (13) is connected to a DC voltage source (2nd +) and the base of the bias transistor (13) is connected to a bias voltage source (1st +), and a second capacitor (a capacitor located between the base of 20 and ground) which is connected between the base of the bias transistor (13) and ground (ground).

Regarding claim 3, Booth et al discloses an amplifier circuit further comprising the bias voltage source includes a resistor (14) which is connected between the bias voltage source (1st +) and the base of the bias transistor (13), and a plurality of diodes (15) which is connected in series between the base of the bias transistor (13) and ground (ground).

Regarding claim 4, the plurality of diodes 15 of Booth et al is functionally equivalent to the claimed plurality of diodes.


Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Rotay (Fig. 5).

Regarding claim 1, Rotay (Fig. 5) discloses an amplifier circuit comprising an RF transistor (42), a first capacitor (50a) wherein the RF transistor (42) having a collector and an emitter and a base and the first capacitor (50a) having a terminal (right terminal of the first capacitor 50a) connected to the base of the RF transistor (42) and another terminal (left terminal of the first capacitor 50a) which receives an RF input signal (RF SIGNAL IN), the bias circuit (15, 46a, 44a) includes a bias transistor (20) having a collector and an emitter and a base and the collector of the bias transistor (20) is connected to a DC voltage source (V_{cc}) and the base of the bias transistor (20) is connected to a bias voltage source (a voltage across the variable resistor 40), and a second capacitor (46a) which is connected between the base of the bias transistor (20) and ground (ground).

Regarding claim 2, Rotay (Fig. 5) further discloses an amplifier circuit comprising an inductor (44a) which is connected between the base (42b) of the RF transistor (42) and the emitter (20e) of the bias transistor (20).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Henry Choe whose telephone number is (571)272-1760.


HENRY CHOE
PRIMARY EXAMINER